forked from HEL/circuiteria
		
	add examples and add iec gates to manual
This commit is contained in:
		| @@ -115,6 +115,46 @@ gates.gate-xnor(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.gate-xnor(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-and = example(``` | ||||
| gates.iec-gate-and(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-and(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-nand = example(``` | ||||
| gates.iec-gate-nand(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-nand(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-or = example(``` | ||||
| gates.iec-gate-or(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-or(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-nor = example(``` | ||||
| gates.iec-gate-nor(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-nor(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-xor = example(``` | ||||
| gates.iec-gate-xor(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-xor(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-xnor = example(``` | ||||
| gates.iec-gate-xnor(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-xnor(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-buf = example(``` | ||||
| gates.iec-gate-buf(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-buf(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let iec-gate-not = example(``` | ||||
| gates.iec-gate-not(x: 0, y: 0, w: 1.5, h: 1.5) | ||||
| gates.iec-gate-not(x: 3, y: 0, w: 1.5, h: 1.5, inverted: "all") | ||||
| ```, vertical: true) | ||||
|  | ||||
| #let group = example(``` | ||||
| element.group( | ||||
|   id: "g1", name: "Group 1", stroke: (dash: "dashed"), | ||||
|   | ||||
| @@ -84,7 +84,7 @@ | ||||
|     wire.stub("iec-xor-port-in" + str(i), "west") | ||||
|   } | ||||
|  | ||||
|   element.iec-gate-nxor( | ||||
|   element.iec-gate-xnor( | ||||
|     id: "iec-nxor", | ||||
|     x: 3, | ||||
|     y: -9, | ||||
|   | ||||
							
								
								
									
										
											BIN
										
									
								
								manual.pdf
									
									
									
									
									
								
							
							
						
						
									
										
											BIN
										
									
								
								manual.pdf
									
									
									
									
									
								
							
										
											Binary file not shown.
										
									
								
							| @@ -195,7 +195,12 @@ If you have installed Circuiteria directly in your project, import #link("src/li | ||||
|   read("src/elements/logic/and.typ") + "\n" + | ||||
|   read("src/elements/logic/buf.typ") + "\n" + | ||||
|   read("src/elements/logic/or.typ") + "\n" + | ||||
|   read("src/elements/logic/xor.typ"), | ||||
|   read("src/elements/logic/xor.typ") + "\n" + | ||||
|   read("src/elements/logic/iec_gate.typ") + "\n" + | ||||
|   read("src/elements/logic/iec_and.typ") + "\n" + | ||||
|   read("src/elements/logic/iec_buf.typ") + "\n" + | ||||
|   read("src/elements/logic/iec_or.typ") + "\n" + | ||||
|   read("src/elements/logic/iec_xor.typ"), | ||||
|   name: "gates", | ||||
|   old-syntax: true, | ||||
|   scope: ( | ||||
|   | ||||
		Reference in New Issue
	
	Block a user