Initial commit
This commit is contained in:
		
							
								
								
									
										349
									
								
								solar_panel.X/dist/default/production/solar_panel.X.production.sym
									
									
									
									
										vendored
									
									
										Normal file
									
								
							
							
						
						
									
										349
									
								
								solar_panel.X/dist/default/production/solar_panel.X.production.sym
									
									
									
									
										vendored
									
									
										Normal file
									
								
							| @@ -0,0 +1,349 @@ | ||||
| __S0 1192 0 ABS 0 | ||||
| __S1 B 0 ABS 0 | ||||
| __S4 0 0 ABS 0 | ||||
| __Hintentry 0 0 ABS 0 | ||||
| __Lintentry 0 0 ABS 0 | ||||
| _LATA F89 0 ABS 0 | ||||
| _LATB F8A 0 ABS 0 | ||||
| _LATC F8B 0 ABS 0 | ||||
| _LATD F8C 0 ABS 0 | ||||
| _LATE F8D 0 ABS 0 | ||||
| _LATF F8E 0 ABS 0 | ||||
| _LATG F8F 0 ABS 0 | ||||
| _LATH F90 0 ABS 0 | ||||
| _LATJ F91 0 ABS 0 | ||||
| __end_of_PIN_MANAGER_Initialize 1134 0 CODE 0 | ||||
| _main 1134 0 CODE 0 | ||||
| ___sp 0 0 STACK 2 | ||||
| start 0 0 CODE 0 | ||||
| _TRISA F92 0 ABS 0 | ||||
| _TRISB F93 0 ABS 0 | ||||
| _TRISC F94 0 ABS 0 | ||||
| _TRISD F95 0 ABS 0 | ||||
| __Hirdata 0 0 CODE 0 | ||||
| _TRISE F96 0 ABS 0 | ||||
| __Lirdata 0 0 CODE 0 | ||||
| __HRAM 0 0 ABS 0 | ||||
| _TRISF F97 0 ABS 0 | ||||
| __LRAM 1 0 ABS 0 | ||||
| _TRISG F98 0 ABS 0 | ||||
| _TRISH F99 0 ABS 0 | ||||
| _TRISJ F9A 0 ABS 0 | ||||
| __Hconfig 1FFFE 0 CONFIG 4 | ||||
| __Lconfig 0 0 CONFIG 4 | ||||
| __end_of_LCD_2x16_WriteCmd 1062 0 CODE 0 | ||||
| __Hbigram 0 0 ABS 0 | ||||
| __Lbigram 0 0 ABS 0 | ||||
| __Hrparam 0 0 COMRAM 1 | ||||
| __Lrparam 0 0 COMRAM 1 | ||||
| __Hram 0 0 ABS 0 | ||||
| __Lram 0 0 ABS 0 | ||||
| __Hcomram 0 0 ABS 0 | ||||
| __Lcomram 0 0 ABS 0 | ||||
| __Hsfr 0 0 ABS 0 | ||||
| __Lsfr 0 0 ABS 0 | ||||
| __Hbss 0 0 RAM 1 | ||||
| __Lbss 0 0 RAM 1 | ||||
| ___param_bank 0 0 ABS 0 | ||||
| __Hnvrram 0 0 COMRAM 1 | ||||
| __Lnvrram 0 0 COMRAM 1 | ||||
| _ADCON0 FC2 0 ABS 0 | ||||
| _ADCON1 FC1 0 ABS 0 | ||||
| _ADCON2 FC0 0 ABS 0 | ||||
| _LCD_2x16_WriteMsg 10B0 0 CODE 0 | ||||
| __Hbigsfr 0 0 ABS 0 | ||||
| __Lbigsfr 0 0 ABS 0 | ||||
| _LATDbits F8C 0 ABS 0 | ||||
| __Hintsave_regs 0 0 BIGRAM 1 | ||||
| __Lintsave_regs 0 0 BIGRAM 1 | ||||
| __Hbigbss 0 0 BIGRAM 1 | ||||
| __Lbigbss 0 0 BIGRAM 1 | ||||
| __Hintret 0 0 ABS 0 | ||||
| __Lintret 0 0 ABS 0 | ||||
| __Hramtop 1000 0 RAM 0 | ||||
| __Lramtop 1000 0 RAM 0 | ||||
| __Hstruct 0 0 COMRAM 1 | ||||
| __Lstruct 0 0 COMRAM 1 | ||||
| __Hbigdata 0 0 BIGRAM 1 | ||||
| __Lbigdata 0 0 BIGRAM 1 | ||||
| __Hmediumconst 0 0 MEDIUMCONST 0 | ||||
| __end_of_ADC_Initialize 116E 0 CODE 0 | ||||
| __Lmediumconst 0 0 MEDIUMCONST 0 | ||||
| __Hfarbss 0 0 FARRAM 0 | ||||
| __Lfarbss 0 0 FARRAM 0 | ||||
| __Hintcode 0 0 CODE 0 | ||||
| __Lintcode 0 0 CODE 0 | ||||
| __Hfardata 0 0 FARRAM 0 | ||||
| _ADRESH FC4 0 ABS 0 | ||||
| __Lfardata 0 0 FARRAM 0 | ||||
| _OSCCON FD3 0 ABS 0 | ||||
| __Habs1 0 0 ABS 0 | ||||
| __Labs1 0 0 ABS 0 | ||||
| _ADRESL FC3 0 ABS 0 | ||||
| isa$xinst 0 0 ABS 0 | ||||
| __end_of_LCD_2x16_WriteMsg 10F6 0 CODE 0 | ||||
| __HnvFARRAM 0 0 FARRAM 0 | ||||
| __LnvFARRAM 0 0 FARRAM 0 | ||||
| ___heap_hi 0 0 ABS 0 | ||||
| LCD_2x16_WriteCmd@command 2 0 COMRAM 1 | ||||
| __Hdata 0 0 ABS 0 | ||||
| __Ldata 0 0 ABS 0 | ||||
| isa$std 1 0 ABS 0 | ||||
| stackhi 0 0 ABS 0 | ||||
| __Hheap 0 0 HEAP 7 | ||||
| __Lheap 0 0 HEAP 7 | ||||
| __Htemp 0 0 COMRAM 1 | ||||
| __Ltemp 0 0 COMRAM 1 | ||||
| stacklo 0 0 ABS 0 | ||||
| _LCD_2x16_WriteCmd 1008 0 CODE 0 | ||||
| __Hrbit 0 0 COMRAM 1 | ||||
| __Lrbit 0 0 COMRAM 1 | ||||
| __Hinit 4 0 CODE 0 | ||||
| __Linit 0 0 CODE 0 | ||||
| __Hintcodelo 0 0 CODE 0 | ||||
| __Lintcodelo 0 0 CODE 0 | ||||
| __Hrbss 0 0 COMRAM 1 | ||||
| __end_of_main 1158 0 CODE 0 | ||||
| __Lrbss 0 0 COMRAM 1 | ||||
| __Htext 0 0 ABS 0 | ||||
| __Ltext 0 0 ABS 0 | ||||
| ___heap_lo 0 0 ABS 0 | ||||
| end_of_initialization 1182 0 CODE 0 | ||||
| __end_of_LCD_2x16_WriteData 10B0 0 CODE 0 | ||||
| _TRISDbits F95 0 ABS 0 | ||||
| _SYSTEM_Initialize 116E 0 CODE 0 | ||||
| __Hibigdata 0 0 CODE 0 | ||||
| __Libigdata 0 0 CODE 0 | ||||
| _OSCTUNE F9B 0 ABS 0 | ||||
| __Hifardata 0 0 CODE 0 | ||||
| __Lifardata 0 0 CODE 0 | ||||
| __Hbank0 0 0 ABS 0 | ||||
| __Lbank0 0 0 ABS 0 | ||||
| __Hbank1 0 0 ABS 0 | ||||
| __Lbank1 0 0 ABS 0 | ||||
| __Hbank2 0 0 ABS 0 | ||||
| __Lbank2 0 0 ABS 0 | ||||
| __Hbank3 0 0 ABS 0 | ||||
| __Lbank3 0 0 ABS 0 | ||||
| __Hbank4 0 0 ABS 0 | ||||
| __Lbank4 0 0 ABS 0 | ||||
| __Hbank5 0 0 ABS 0 | ||||
| __Lbank5 0 0 ABS 0 | ||||
| __Hpowerup 0 0 CODE 0 | ||||
| __Lpowerup 0 0 CODE 0 | ||||
| __Hbank6 0 0 ABS 0 | ||||
| __Lbank6 0 0 ABS 0 | ||||
| __Hbank7 0 0 ABS 0 | ||||
| __Lbank7 0 0 ABS 0 | ||||
| __Hbank8 0 0 ABS 0 | ||||
| __Lbank8 0 0 ABS 0 | ||||
| __Htext0 0 0 ABS 0 | ||||
| __Ltext0 0 0 ABS 0 | ||||
| LCD_2x16_WriteData@command 2 0 COMRAM 1 | ||||
| __Hbank9 0 0 ABS 0 | ||||
| __Lbank9 0 0 ABS 0 | ||||
| __Htext1 0 0 ABS 0 | ||||
| __Ltext1 0 0 ABS 0 | ||||
| __ptext0 1134 0 CODE 0 | ||||
| __Htext2 0 0 ABS 0 | ||||
| __Ltext2 0 0 ABS 0 | ||||
| __ptext1 116E 0 CODE 0 | ||||
| __Htext3 0 0 ABS 0 | ||||
| __Ltext3 0 0 ABS 0 | ||||
| __ptext2 10F6 0 CODE 0 | ||||
| __Htext4 0 0 ABS 0 | ||||
| __Ltext4 0 0 ABS 0 | ||||
| __ptext3 1188 0 CODE 0 | ||||
| __Htext5 0 0 ABS 0 | ||||
| __Ltext5 0 0 ABS 0 | ||||
| __ptext4 1158 0 CODE 0 | ||||
| __Htext6 0 0 ABS 0 | ||||
| __Ltext6 0 0 ABS 0 | ||||
| __ptext5 10B0 0 CODE 0 | ||||
| __Htext7 0 0 ABS 0 | ||||
| __Ltext7 0 0 ABS 0 | ||||
| __ptext6 1062 0 CODE 0 | ||||
| __HbssCOMRAM 0 0 ABS 0 | ||||
| __LbssCOMRAM 0 0 ABS 0 | ||||
| __ptext7 1008 0 CODE 0 | ||||
| __pbssCOMRAM 8 0 COMRAM 1 | ||||
| __Hclrtext 0 0 ABS 0 | ||||
| __Lclrtext 0 0 ABS 0 | ||||
| __end_of__initialization 1182 0 CODE 0 | ||||
| ___rparam_used 1 0 ABS 0 | ||||
| __Hidata 0 0 CODE 0 | ||||
| __Lidata 0 0 CODE 0 | ||||
| __Hrdata 0 0 COMRAM 1 | ||||
| __Lrdata 0 0 COMRAM 1 | ||||
| __Hidloc 0 0 IDLOC 5 | ||||
| __Lidloc 0 0 IDLOC 5 | ||||
| __Hstack 0 0 STACK 2 | ||||
| __Lstack 0 0 STACK 2 | ||||
| main@msg 6 0 COMRAM 1 | ||||
| __Hparam 0 0 COMRAM 1 | ||||
| __Lparam 0 0 COMRAM 1 | ||||
| __Hspace_0 1F800 0 ABS 0 | ||||
| __HcstackCOMRAM 0 0 ABS 0 | ||||
| __Lspace_0 0 0 ABS 0 | ||||
| __LcstackCOMRAM 0 0 ABS 0 | ||||
| __pcstackCOMRAM 1 0 COMRAM 1 | ||||
| __Hspace_1 B 0 ABS 0 | ||||
| __Lspace_1 0 0 ABS 0 | ||||
| __Hsmallconst 1008 0 SMALLCONST 0 | ||||
| __Lsmallconst 1000 0 SMALLCONST 0 | ||||
| __psmallconst 1000 0 SMALLCONST 0 | ||||
| __Hspace_2 0 0 ABS 0 | ||||
| __Lspace_2 0 0 ABS 0 | ||||
| __Hnvbit 0 0 COMRAM 1 | ||||
| __Lnvbit 0 0 COMRAM 1 | ||||
| __Hcinit 0 0 ABS 0 | ||||
| __Lcinit 0 0 ABS 0 | ||||
| __pcinit 117C 0 CODE 0 | ||||
| __ramtop 1000 0 RAM 0 | ||||
| __mediumconst 0 0 MEDIUMCONST 0 | ||||
| __Hconst 0 0 CONST 0 | ||||
| __Lconst 0 0 CONST 0 | ||||
| __Hspace_4 3FFF6 0 ABS 0 | ||||
| __Lspace_4 0 0 ABS 0 | ||||
| _PIN_MANAGER_Initialize 10F6 0 CODE 0 | ||||
| __Hbank10 0 0 ABS 0 | ||||
| __Lbank10 0 0 ABS 0 | ||||
| __Hbank11 0 0 ABS 0 | ||||
| __Lbank11 0 0 ABS 0 | ||||
| __end_of_OSCILLATOR_Initialize 1192 0 CODE 0 | ||||
| __Hbank12 0 0 ABS 0 | ||||
| __Lbank12 0 0 ABS 0 | ||||
| __end_of_SYSTEM_Initialize 117C 0 CODE 0 | ||||
| __Hbank13 0 0 ABS 0 | ||||
| __Lbank13 0 0 ABS 0 | ||||
| __Hbank14 0 0 ABS 0 | ||||
| __Lbank14 0 0 ABS 0 | ||||
| __Hbank15 0 0 ABS 0 | ||||
| __Lbank15 0 0 ABS 0 | ||||
| _ADCON0bits FC2 0 ABS 0 | ||||
| ___extmem_base 20000 0 ABS 0 | ||||
| _ADCON1bits FC1 0 ABS 0 | ||||
| ___inthi_sp 0 0 STACK 2 | ||||
| ___intlo_sp 0 0 STACK 2 | ||||
| LCD_2x16_WriteMsg@msg 3 0 COMRAM 1 | ||||
| _ADC_Initialize 1158 0 CODE 0 | ||||
| __Hjflash_buffer 1F800 0 CODE 0 | ||||
| __Ljflash_buffer 1F800 0 CODE 0 | ||||
| _OSCILLATOR_Initialize 1188 0 CODE 0 | ||||
| __smallconst 1000 0 SMALLCONST 0 | ||||
| __Hreset_vec 0 0 CODE 0 | ||||
| __Lreset_vec 0 0 CODE 0 | ||||
| __accesstop 60 0 ABS 0 | ||||
| __Hintcode_body 0 0 ABS 0 | ||||
| __Lintcode_body 0 0 ABS 0 | ||||
| intlevel0 0 0 CODE 0 | ||||
| LCD_2x16_WriteMsg@line 5 0 COMRAM 1 | ||||
| intlevel1 0 0 CODE 0 | ||||
| intlevel2 0 0 CODE 0 | ||||
| intlevel3 0 0 CODE 0 | ||||
| start_initialization 117C 0 CODE 0 | ||||
| __initialization 117C 0 CODE 0 | ||||
| __activetblptr 3 0 ABS 0 | ||||
| _ADC_InterruptHandler 8 0 COMRAM 1 | ||||
| _LCD_2x16_WriteData 1062 0 CODE 0 | ||||
| %segments | ||||
| reset_vec 0 3 CODE 0 0 | ||||
| smallconst 1000 1007 SMALLCONST 1000 0 | ||||
| cstackCOMRAM 1 A COMRAM 1 1 | ||||
| text7 1008 1191 CODE 1008 0 | ||||
| %locals | ||||
| dist/default/production\solar_panel.X.production.o | ||||
| C:/Program Files/Microchip/MPLABX/v6.00/packs/Microchip/PIC18F-J_DFP/1.5.44/xc8\pic\include\proc\pic18f97j60.h | ||||
| C:\Users\remi\AppData\Local\Temp\xcAsl3s.s | ||||
| 3113 117C 0 CODE 0 | ||||
| 3115 117C 0 CODE 0 | ||||
| 3118 117C 0 CODE 0 | ||||
| 3130 117C 0 CODE 0 | ||||
| 3131 117E 0 CODE 0 | ||||
| 3132 1180 0 CODE 0 | ||||
| 3138 1182 0 CODE 0 | ||||
| 3140 1182 0 CODE 0 | ||||
| 3141 1184 0 CODE 0 | ||||
| main.c | ||||
| 50 1134 0 CODE 0 | ||||
| 53 1134 0 CODE 0 | ||||
| 75 1138 0 CODE 0 | ||||
| 76 1140 0 CODE 0 | ||||
| mcc_generated_files/mcc.c | ||||
| 50 116E 0 CODE 0 | ||||
| 53 116E 0 CODE 0 | ||||
| 54 1172 0 CODE 0 | ||||
| 55 1176 0 CODE 0 | ||||
| 56 117A 0 CODE 0 | ||||
| mcc_generated_files/pin_manager.c | ||||
| 50 10F6 0 CODE 0 | ||||
| 55 10F6 0 CODE 0 | ||||
| 56 10FA 0 CODE 0 | ||||
| 57 10FE 0 CODE 0 | ||||
| 58 1102 0 CODE 0 | ||||
| 59 1106 0 CODE 0 | ||||
| 60 110A 0 CODE 0 | ||||
| 61 110E 0 CODE 0 | ||||
| 62 1112 0 CODE 0 | ||||
| 63 1116 0 CODE 0 | ||||
| 68 111A 0 CODE 0 | ||||
| 69 111C 0 CODE 0 | ||||
| 70 111E 0 CODE 0 | ||||
| 71 1122 0 CODE 0 | ||||
| 72 1124 0 CODE 0 | ||||
| 73 1126 0 CODE 0 | ||||
| 74 1128 0 CODE 0 | ||||
| 75 112A 0 CODE 0 | ||||
| 76 112C 0 CODE 0 | ||||
| 81 112E 0 CODE 0 | ||||
| 88 1132 0 CODE 0 | ||||
| mcc_generated_files/mcc.c | ||||
| 58 1188 0 CODE 0 | ||||
| 61 1188 0 CODE 0 | ||||
| 63 118C 0 CODE 0 | ||||
| 64 1190 0 CODE 0 | ||||
| mcc_generated_files/adc.c | ||||
| 61 1158 0 CODE 0 | ||||
| 66 1158 0 CODE 0 | ||||
| 69 115C 0 CODE 0 | ||||
| 72 1160 0 CODE 0 | ||||
| 75 1164 0 CODE 0 | ||||
| 78 1168 0 CODE 0 | ||||
| 80 116C 0 CODE 0 | ||||
| lcd/lcd.c | ||||
| 74 10B0 0 CODE 0 | ||||
| 76 10B0 0 CODE 0 | ||||
| 79 10BC 0 CODE 0 | ||||
| 80 10D0 0 CODE 0 | ||||
| 81 10D4 0 CODE 0 | ||||
| 82 10F4 0 CODE 0 | ||||
| lcd/lcd.c | ||||
| 58 1062 0 CODE 0 | ||||
| 60 1064 0 CODE 0 | ||||
| 61 1066 0 CODE 0 | ||||
| 62 1076 0 CODE 0 | ||||
| 63 1078 0 CODE 0 | ||||
| 64 107E 0 CODE 0 | ||||
| 65 1080 0 CODE 0 | ||||
| 66 1086 0 CODE 0 | ||||
| 67 108C 0 CODE 0 | ||||
| 68 109C 0 CODE 0 | ||||
| 69 109E 0 CODE 0 | ||||
| 70 10A4 0 CODE 0 | ||||
| 71 10A6 0 CODE 0 | ||||
| 72 10AE 0 CODE 0 | ||||
| lcd/lcd.c | ||||
| 43 1008 0 CODE 0 | ||||
| 45 100A 0 CODE 0 | ||||
| 46 100C 0 CODE 0 | ||||
| 47 101C 0 CODE 0 | ||||
| 48 101E 0 CODE 0 | ||||
| 49 1026 0 CODE 0 | ||||
| 50 1028 0 CODE 0 | ||||
| 51 102E 0 CODE 0 | ||||
| 52 1034 0 CODE 0 | ||||
| 53 1044 0 CODE 0 | ||||
| 54 1046 0 CODE 0 | ||||
| 55 104E 0 CODE 0 | ||||
| 56 1050 0 CODE 0 | ||||
| 57 1060 0 CODE 0 | ||||
		Reference in New Issue
	
	Block a user