14 lines
479 B
VHDL
14 lines
479 B
VHDL
ARCHITECTURE test OF lissajousGenerator_tester IS
|
|
|
|
constant clockPeriod: time := (1.0/clockFrequency) * 1 sec;
|
|
signal sClock: std_uLogic := '1';
|
|
|
|
BEGIN
|
|
------------------------------------------------------------------------------
|
|
-- clock and reset
|
|
sClock <= not sClock after clockPeriod/2;
|
|
clock <= transport sClock after clockPeriod*9/10;
|
|
reset <= '1', '0' after 2*clockPeriod;
|
|
|
|
END ARCHITECTURE test;
|