38 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			38 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| -- VHDL Entity AhbLiteComponents_test.ahbGpio_tester.interface
 | |
| --
 | |
| -- Created:
 | |
| --          by - axel.amand.UNKNOWN (WE7860)
 | |
| --          at - 14:51:40 28.04.2023
 | |
| --
 | |
| -- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
 | |
| --
 | |
| LIBRARY ieee;
 | |
|   USE ieee.std_logic_1164.all;
 | |
|   USE ieee.numeric_std.all;
 | |
| LIBRARY AhbLite;
 | |
|   USE AhbLite.ahbLite.all;
 | |
| 
 | |
| ENTITY ahbGpio_tester IS
 | |
|     GENERIC( 
 | |
|         ioNb           : positive;
 | |
|         clockFrequency : real
 | |
|     );
 | |
|     PORT( 
 | |
|         hRData   : IN     std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
 | |
|         hReady   : IN     std_uLogic;
 | |
|         hResp    : IN     std_uLogic;
 | |
|         hAddr    : OUT    unsigned ( ahbAddressBitNb-1 DOWNTO 0 );
 | |
|         hClk     : OUT    std_uLogic;
 | |
|         hReset_n : OUT    std_uLogic;
 | |
|         hSel     : OUT    std_uLogic;
 | |
|         hTrans   : OUT    std_ulogic_vector (ahbTransBitNb-1 DOWNTO 0);
 | |
|         hWData   : OUT    std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0);
 | |
|         hWrite   : OUT    std_uLogic;
 | |
|         io       : INOUT  std_logic_vector (ioNb-1 DOWNTO 0)
 | |
|     );
 | |
| 
 | |
| -- Declarations
 | |
| 
 | |
| END ahbGpio_tester ;
 | |
| 
 |