add resize + tabel
This commit is contained in:
@@ -0,0 +1,33 @@
|
||||
-- VHDL Entity SplineInterpolator.interpolatorCoefficients.symbol
|
||||
--
|
||||
-- Created:
|
||||
-- by - francois.francois (Aphelia)
|
||||
-- at - 13:00:20 02/19/19
|
||||
--
|
||||
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
|
||||
--
|
||||
LIBRARY ieee;
|
||||
USE ieee.std_logic_1164.all;
|
||||
USE ieee.numeric_std.all;
|
||||
|
||||
ENTITY interpolatorCoefficients IS
|
||||
GENERIC(
|
||||
bitNb : positive := 16;
|
||||
coeffBitNb : positive := 16
|
||||
);
|
||||
PORT(
|
||||
sample1 : IN signed (bitNb-1 DOWNTO 0);
|
||||
sample2 : IN signed (bitNb-1 DOWNTO 0);
|
||||
sample3 : IN signed (bitNb-1 DOWNTO 0);
|
||||
sample4 : IN signed (bitNb-1 DOWNTO 0);
|
||||
a : OUT signed (coeffBitNb-1 DOWNTO 0);
|
||||
b : OUT signed (coeffBitNb-1 DOWNTO 0);
|
||||
c : OUT signed (coeffBitNb-1 DOWNTO 0);
|
||||
d : OUT signed (coeffBitNb-1 DOWNTO 0);
|
||||
interpolateLinear : IN std_ulogic
|
||||
);
|
||||
|
||||
-- Declarations
|
||||
|
||||
END interpolatorCoefficients ;
|
||||
|
||||
Reference in New Issue
Block a user