DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 93,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 49,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 85,0
)
)
uid 1177,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 86,0
)
)
uid 1179,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "polygon"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 8
suid 87,0
)
)
uid 1181,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 88,0
)
)
uid 1183,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "sawtooth"
t "unsigned"
b "(phaseBitNb-1 DOWNTO 0)"
o 5
suid 89,0
)
)
uid 1185,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "sine"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 9
suid 90,0
)
)
uid 1187,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "square"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 6
suid 91,0
)
)
uid 1189,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "step"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 4
suid 92,0
)
)
uid 1191,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "triangle"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 7
suid 93,0
)
)
uid 1193,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 62,0
optionalChildren [
*23 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *24 (MRCItem
litem &1
pos 8
dimension 20
)
uid 64,0
optionalChildren [
*25 (MRCItem
litem &2
pos 0
dimension 20
uid 65,0
)
*26 (MRCItem
litem &3
pos 1
dimension 23
uid 66,0
)
*27 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 67,0
)
*28 (MRCItem
litem &14
pos 0
dimension 20
uid 1178,0
)
*29 (MRCItem
litem &15
pos 1
dimension 20
uid 1180,0
)
*30 (MRCItem
litem &16
pos 2
dimension 20
uid 1182,0
)
*31 (MRCItem
litem &17
pos 3
dimension 20
uid 1184,0
)
*32 (MRCItem
litem &18
pos 4
dimension 20
uid 1186,0
)
*33 (MRCItem
litem &19
pos 5
dimension 20
uid 1188,0
)
*34 (MRCItem
litem &20
pos 6
dimension 20
uid 1190,0
)
*35 (MRCItem
litem &21
pos 7
dimension 20
uid 1192,0
)
*36 (MRCItem
litem &22
pos 8
dimension 20
uid 1194,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 68,0
optionalChildren [
*37 (MRCItem
litem &5
pos 0
dimension 20
uid 69,0
)
*38 (MRCItem
litem &7
pos 1
dimension 50
uid 70,0
)
*39 (MRCItem
litem &8
pos 2
dimension 100
uid 71,0
)
*40 (MRCItem
litem &9
pos 3
dimension 50
uid 72,0
)
*41 (MRCItem
litem &10
pos 4
dimension 100
uid 73,0
)
*42 (MRCItem
litem &11
pos 5
dimension 100
uid 74,0
)
*43 (MRCItem
litem &12
pos 6
dimension 50
uid 75,0
)
*44 (MRCItem
litem &13
pos 7
dimension 80
uid 76,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 63,0
vaOverrides [
]
)
]
)
uid 48,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *45 (LEmptyRow
)
uid 78,0
optionalChildren [
*46 (RefLabelRowHdr
)
*47 (TitleRowHdr
)
*48 (FilterRowHdr
)
*49 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*50 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*51 (GroupColHdr
tm "GroupColHdrMgr"
)
*52 (NameColHdr
tm "GenericNameColHdrMgr"
)
*53 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*54 (InitColHdr
tm "GenericValueColHdrMgr"
)
*55 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*56 (EolColHdr
tm "GenericEolColHdrMgr"
)
*57 (LogGeneric
generic (GiElement
name "bitNb"
type "positive"
value "16"
)
uid 229,0
)
*58 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "60.0E6"
)
uid 611,0
)
*59 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "16"
)
uid 1105,0
)
*60 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "16"
)
uid 1107,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 90,0
optionalChildren [
*61 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *62 (MRCItem
litem &45
pos 4
dimension 20
)
uid 92,0
optionalChildren [
*63 (MRCItem
litem &46
pos 0
dimension 20
uid 93,0
)
*64 (MRCItem
litem &47
pos 1
dimension 23
uid 94,0
)
*65 (MRCItem
litem &48
pos 2
hidden 1
dimension 20
uid 95,0
)
*66 (MRCItem
litem &57
pos 0
dimension 20
uid 230,0
)
*67 (MRCItem
litem &58
pos 1
dimension 20
uid 612,0
)
*68 (MRCItem
litem &59
pos 2
dimension 20
uid 1106,0
)
*69 (MRCItem
litem &60
pos 3
dimension 20
uid 1108,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 96,0
optionalChildren [
*70 (MRCItem
litem &49
pos 0
dimension 20
uid 97,0
)
*71 (MRCItem
litem &51
pos 1
dimension 50
uid 98,0
)
*72 (MRCItem
litem &52
pos 2
dimension 100
uid 99,0
)
*73 (MRCItem
litem &53
pos 3
dimension 100
uid 100,0
)
*74 (MRCItem
litem &54
pos 4
dimension 50
uid 101,0
)
*75 (MRCItem
litem &55
pos 5
dimension 50
uid 102,0
)
*76 (MRCItem
litem &56
pos 6
dimension 80
uid 103,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 91,0
vaOverrides [
]
)
]
)
uid 77,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds\\waveform@gen_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds\\waveform@gen_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds\\waveform@gen_tester"
)
(vvPair
variable "d_logical"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds\\waveformGen_tester"
)
(vvPair
variable "date"
value "01.03.2024"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "01"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "waveformGen_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "remi.heredero"
)
(vvPair
variable "graphical_source_date"
value "01.03.2024"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330808"
)
(vvPair
variable "graphical_source_time"
value "14:26:40"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330808"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "WaveformGenerator_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/WaveformGenerator_test"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "waveformGen_tester"
)
(vvPair
variable "month"
value "mars"
)
(vvPair
variable "month_long"
value "mars"
)
(vvPair
variable "p"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds\\waveform@gen_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Users\\remi.heredero\\GIT\\2024-sem-labs-herederoremi\\01-WaveformGenerator\\Prefs\\..\\WaveformGenerator_test\\hds\\waveformGen_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "14:26:40"
)
(vvPair
variable "unit"
value "waveformGen_tester"
)
(vvPair
variable "user"
value "remi.heredero"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 47,0
optionalChildren [
*77 (SymbolBody
uid 8,0
optionalChildren [
*78 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1135,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "28300,7000,29700,10800"
st "clock"
ju 2
blo "29500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1136,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,61000,6800"
st "clock    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 85,0
)
)
)
*79 (CptPort
uid 1137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1138,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 1139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1140,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "26300,7000,27700,9400"
st "en"
ju 2
blo "27500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1141,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,61000,7600"
st "en       : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "en"
t "std_ulogic"
o 2
suid 86,0
)
)
)
*80 (CptPort
uid 1142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1143,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55625,5250,56375,6000"
)
tg (CPTG
uid 1144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1145,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "55300,7000,56700,12800"
st "polygon"
ju 2
blo "56500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1146,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,72500,2800"
st "polygon  : IN     unsigned (signalBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "polygon"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 8
suid 87,0
)
)
)
*81 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1150,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "30300,7000,31700,11100"
st "reset"
ju 2
blo "31500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1151,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,61000,8400"
st "reset    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 88,0
)
)
)
*82 (CptPort
uid 1152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1153,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63625,5250,64375,6000"
)
tg (CPTG
uid 1154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1155,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "63300,7000,64700,13800"
st "sawtooth"
ju 2
blo "64500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1156,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,72000,3600"
st "sawtooth : IN     unsigned (phaseBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sawtooth"
t "unsigned"
b "(phaseBitNb-1 DOWNTO 0)"
o 5
suid 89,0
)
)
)
*83 (CptPort
uid 1157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1158,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53625,5250,54375,6000"
)
tg (CPTG
uid 1159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1160,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "53300,7000,54700,10400"
st "sine"
ju 2
blo "54500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1161,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,72500,4400"
st "sine     : IN     unsigned (signalBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "sine"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 9
suid 90,0
)
)
)
*84 (CptPort
uid 1162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1163,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,5250,61375,6000"
)
tg (CPTG
uid 1164,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1165,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "60300,7000,61700,12200"
st "square"
ju 2
blo "61500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1166,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,72500,5200"
st "square   : IN     unsigned (signalBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "square"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 6
suid 91,0
)
)
)
*85 (CptPort
uid 1167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1168,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 1169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1170,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "22300,7000,23700,10600"
st "step"
ju 2
blo "23500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1171,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,68500,9200"
st "step     : OUT    unsigned (bitNb-1 DOWNTO 0)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "step"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 4
suid 92,0
)
)
)
*86 (CptPort
uid 1172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1173,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57625,5250,58375,6000"
)
tg (CPTG
uid 1174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1175,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "57300,7000,58700,12600"
st "triangle"
ju 2
blo "58500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1176,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,72500,6000"
st "triangle : IN     unsigned (signalBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "triangle"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 7
suid 93,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,67000,14000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "35650,9000,46350,10000"
st "WaveformGenerator_test"
blo "35650,9800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "35650,10000,44050,11000"
st "waveformGen_tester"
blo "35650,10800"
)
)
gi *87 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "17000,6000,34500,10800"
st "Generic Declarations

bitNb          positive 16      
clockFrequency real     60.0E6  
phaseBitNb     positive 16      
signalBitNb    positive 16      "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "bitNb"
type "positive"
value "16"
)
(GiElement
name "clockFrequency"
type "real"
value "60.0E6"
)
(GiElement
name "phaseBitNb"
type "positive"
value "16"
)
(GiElement
name "signalBitNb"
type "positive"
value "16"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *88 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 17,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*90 (MLText
uid 18,0
va (VaSet
)
xt "0,1000,17500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
windowSize "96,54,1113,744"
viewArea "-500,-500,70510,47560"
cachedDiagramExtent "0,0,72500,14000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "WaveformGenerator_test"
entityName "waveformGen_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *91 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *92 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "42000,9200,44400,10200"
st "User:"
blo "42000,10000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10200,44000,10200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1194,0
activeModelName "Symbol:GEN"
)
