exercice 4

VHD/hdl/ex_24_1_4_entity.vhd

@@ -0,0 +1,26 @@
+-- VHDL Entity VHD.ex_24_1_4.symbol
+--
+-- Created:
+--          by - francois.francois (Aphelia)
+--          at - 12:57:27 03/27/19
+--
+-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
+--
+LIBRARY ieee;
+  USE ieee.std_logic_1164.all;
+  USE ieee.numeric_std.all;
+
+ENTITY ex_24_1_4 IS
+   PORT( 
+      A     : IN     std_ulogic;
+      B     : IN     std_ulogic;
+      clock : IN     std_ulogic;
+      reset : IN     std_ulogic;
+      en    : OUT    std_ulogic;
+      dir   : OUT    std_ulogic
+   );
+
+-- Declarations
+
+END ex_24_1_4 ;
+