mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-10-31 05:59:18 +00:00
15 lines
287 B
VHDL
15 lines
287 B
VHDL
ARCHITECTURE RTL OF sdramControllerStoreData IS
|
|
BEGIN
|
|
|
|
storeData : process(reset, clock)
|
|
begin
|
|
if reset = '1' then
|
|
memDataOut <= (others => '0');
|
|
elsif rising_edge(clock) then
|
|
memDataOut <= ramDataOut;
|
|
end if;
|
|
end process storeData;
|
|
|
|
END ARCHITECTURE RTL;
|
|
|