mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-10-31 14:09:17 +00:00
6 lines
149 B
VHDL
6 lines
149 B
VHDL
ARCHITECTURE sim OF tristateBufferUnsigned IS
|
|
BEGIN
|
|
out1 <= in1 after delay when OE = '1' else (others => 'Z') after delay;
|
|
END ARCHITECTURE sim;
|
|
|