mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-10-31 14:09:17 +00:00
5 lines
103 B
VHDL
5 lines
103 B
VHDL
ARCHITECTURE sim OF or4 IS
|
|
BEGIN
|
|
out1 <= in1 or in2 or in3 or in4 after delay;
|
|
END ARCHITECTURE sim;
|