mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-10-31 22:19:17 +00:00
5 lines
117 B
VHDL
5 lines
117 B
VHDL
ARCHITECTURE sim OF xor5 IS
|
|
BEGIN
|
|
xorOut <= in1 xor in2 xor in3 xor in4 xor in5 after delay;
|
|
END ARCHITECTURE sim;
|