mirror of
https://github.com/Klagarge/Cursor.git
synced 2025-10-30 21:49:17 +00:00
6 lines
135 B
VHDL
6 lines
135 B
VHDL
ARCHITECTURE sim OF tristateBufferULogic IS
|
|
BEGIN
|
|
out1 <= in1 after delay when OE = '1' else 'Z' after delay;
|
|
END ARCHITECTURE sim;
|
|
|